Page 101 - REC :: B.E. EEE CURRICULUM & SYLLABUS - R2017
P. 101

Dept of EEE, REC

               Overview  of  Computer  Architecture  –  Computer  components,  Performance  design  &  Assessment-
               Multicore, MICS & GPGPUS – Computer functions and Interconnection - Case Study: Evolution of Intel
               x86 architecture

               UNIT II     ARITHMETIC & LOGIC UNIT                                                                     9
               Design of ALU, Integer Arithmetic: Addition, Subtraction, Multiplication and Division - Floating Point
               Arithmetic: Representation, Addition, subtraction, Multiplication & Division

               UNIT III    CENTRAL PROCESSING UNIT                                                                         9
               MIPS  Instruction  Set:  Machine  instruction  characteristics–  Data  path,  Operations  &  operands,
               Representing  instructions,  Logical  operations  –  Instructions  for  decision  making-  Addressing  modes  -
               Case Study: Intel x86 Operation Types


               UNIT IV     PARALLELISM                                                                           9
               Pipelining & Instruction cycle – pipelining strategy – pipeline hazards – dealing with branches – RISC &
               CISC  – Super  scalar  –  Instruction  level  parallelism  –  Flynn’s  taxanomy  –  Multithreading  -  Multicore
               Processor - Case Study: Key Elements of ARM 11 MPCORE

               UNIT V      MEMORY & I/O                                                                                         9
               Characteristics of memory systems – Hierarchy of memory – Cache design and measuring performance –
               I/O modules – Programmed I/O – Interrupts & its types – DMA – I/O Processors – Virtual memory –
               TLB – Case Study: RAID
                                                                                       TOTAL : 45 PERIODS
               OUTCOMES:
               On the completion of the course, the students will be able to
                     apply the knowledge of performance metrics to find the performance of systems.
                     perform computer arithmetic operations.
                     understand the impact of instruction set architecture on cost-performance of computer design.
                     evaluate the performance of memory systems.
                     develop the system skills in the content of computer system design.

               TEXT BOOKS:
                    1.  William Stallings, “Computer Organization and  Architecture Designing for performance”, PHI
                       Pvt. Ltd., Eastern Economy Edition, Ninth Edition, 2013

               REFERENCES :
                    1.  David  A  Patterson  and  John  L.  Hennessy,  “Computer  Organization  and  Design:  The
                       Hardware/Software Interface”, Morgan Kaufmann,5th Edition,2014.’
                    2.  John P Hayes, “Computer Architecture and Organization”, McGraw Hill, Third Edition, 2002.
                    3.  V  Carl  Hamacher,  Zvonks  Vranesic  and  SafeaZaky,  “Computer  Organization”,  Sixth  Edition,
                       2012.

                                 PROFESSIONAL ELECTIVES FOR SEMESTER VIII



               Curriculum and Syllabus | B.E. Electrical and Electronics Engineering | R2017          Page 101
   96   97   98   99   100   101   102   103   104   105   106