Page 161 - Digital Electronics by harish

5.4.2.3 Interrupt priority

The microprocessor can respond to only one interrupt at one time. When
multiple (more than one) interrupts occur simultaneously, the microprocessor
will service the interrupts in their fixed priority order. Interrupt having the
highest priority level will be serviced first. In 8085, TRAP interrupt has the
highest priority and INTR has the lowest priority.

TRAP
 This interrupt is a non-maskable interrupt. It is unaffected by any mask or
interrupt enable.
 It is a vectored interrupt. The interrupt vector address is 0024H.
 TRAP has the highest priority level.

 TRAP interrupt is edge and level triggered. This means that the TRAP must
go high and remain high until it is acknowledged.
 In emergency situations like sudden power failure, it executes an ISR and
sends the data from main memory to backup memory.

RST 7.5
 The RST 7.5 interrupt is a maskable interrupt.
 It is a vectored interrupt. The interrupt vector address is 003CH.
 It has the second highest priority.
 It is edge triggered. ie. Input goes to high and no need to maintain high state
until it is recognized and acknowledged.

RST 6.5

 The RST 6.5 interrupt is a maskable interrupt.
 It is a vectored interrupt. The interrupt vector address is 0034H.
 It has the third highest priority.
 It is level triggered. ie. Input goes to high and stays high until it is
recognized and acknowledged.

RST 5.5
 The RST 5.5 interrupt is a maskable interrupt.
 It is a vectored interrupt. The interrupt vector address is 002CH.
 It has the fourth highest priority.
 It is level triggered. ie. Input goes to high and stays high until it is
recognized and acknowledged.

INTR

 INTR is a maskable interrupt.
 It is a non- vectored interrupt. After receiving , the peripheral has to
supply the address of ISR.

161